

ArMOR: Defending **Against Memory Consistency Model** Mismatches in Heterogeneous **Architectures**


Daniel Lustig, Caroline Trippel, Michael Pellauer, and Margaret Martonosi

Motivation: MCMs Are Still Difficult!

 Are memory consistency models (MCMs) a solved problem? Not entirely!

Proper MCM specification:
 only partially solved

- MCM-aware compilation: only partially solved
- Cross-MCM dynamic binary translation: previously unsolved!



 With the emergence of architecturally heterogeneous (and hence MCM-heterogeneous) systems, the problems are only going to get worse!




Motivation: MCMs Are Still Difficult!

 Are memory consistency models (MCMs) a solved problem? Not entirely!

Proper MCM specification:
 only partially solved

- MCM-aware compilation: only partially solved
- Cross-MCM dynamic binary translation: previously unsolved!



 With the emergence of architecturally heterogeneous (and hence MCM-heterogeneous) systems, the problems are only going to get worse!



ArMOR Overview

- Goal: Take the guesswork out of specifying and analyzing memory consistency models (MCMs) within compilers, emulators, etc.
- Contributions:
 - MOST: precise, portable, general-purpose
 MCM specification format
 - 2. MOST analysis/manipulation methodology that enables flexible compilation/translation/etc.
 - 3. Case study: automatic generation of inter-MCM dynamic binary translation modules ("shims")



Outline

Total Store Ordering (TSO)

 Why are MCMs inherently too complicated for simplified specifications like these?

AB	Ld	St
Ld	/	✓
St	_	/

- ArMOR solution: MOSTs
 - Memory OrderingSpecification Tables

В	Ld. Same Addr.	Ld. Diff. Addr.	St.
Load	/	>	>
Store	✓ L	_	✓ _S

Case study: cross-MCM dynamic binary translation



What Problems Can MCMs Cause?

```
public class Counter {
  private int c = 0;
  public void increment() {
    synchronized(this) { c++; }
              Wrap "c++;" in a mutex
               to make it thread-safe
```



What if Mutexes Fail to Address MCMs?

Thread 0

• • •

Thread 1

```
(mutex acquire)
ldr r1,[r2] (r1=1)
add r1,r1,1 (r1=2)
str r1,[r2] (c=2)
```

• • •



What if Mutexes Fail to Address MCMs?

What if hardware dynamically reorders the acquire and the subsequent load?

```
str r1,[r2] (c=1)

(mutex release)
```

Thread 1

```
(mutex acquire)
ldr r1,[r2] (r1=1)
add r1,r1,1 (r1=2)
str r1,[r2] (c=2)
```



What if Mutexes Fail to Address MCMs?

What if hardware dynamically reorders the acquire and the subsequent load?

```
ldr r1, [r2] (r1=0)
 (mutex acquire)
add r1,r1,1 (r1=1)
str r1, [r2] (c=1)
```



Mutexes Need Fences...But Which Ones?

Thread 0

• • •

Thread 1

```
(mutex acquire)
    fence

ldr r1,[r2] (r1=1)
add r1,r1,1 (r1=2)
str r1,[r2] (c=2)
```



Mutexes Need Fences...But Which Ones?

Need to choose fences with "any→store" and "load→any" semantics

```
ldr r1,[r2] (r1=0)
add r1,r1,1 (r1=1)
str r1,[r2] (c=1)
fence(any→store)
  (mutex release)
```

(Source: Google ART Compiler)

```
(mutex acquire)
fence(load→any)
ldr r1,[r2] (r1=1)
add r1,r1,1 (r1=2)
str r1, [r2] (c=2)
```



The MCM Analysis Guessing Game

Requirements of *Acquire*Semantics:

fence(load → any)

AB	Ld	St
Ld	/	/
St	_	_

(Source: Google ART Compiler)

- Q: How to compile fence(load→any) for ARM?
- Consider two options:

Option 1: dmb ishld

AB	Ld	St
Ld	<	>
St	_	

Option 2: dmb ish

A	Ld	St
Ld	/	✓
St	/	✓



The MCM Analysis Guessing Game


Requirements of *Acquire*Semantics:

fence(load → any)

AB	Ld	St
Ld	>	✓
St		_

(Source: Google ART Compiler)

Although "dmb ishld" looks sufficient, it actually may be too weak! But why?




Option 2: dmb ish

A	Ld	St
Ld	>	/
St	✓	✓



Why Low-Level MCM Details Matter

The store happens before the load only if the orderings are transitive





Why Low-Level MCM Details Matter

The store happens before the load only if the orderings are transitive

str r1,[r2] (c=1)

fence(any→store)

(mutex release)

Thread 1

(mutex acquire)

fence(load→any)

ldr r1,[r2] (r1=1)

On ARM, fences must be "cumulative" to enforce transitivity



Why Low-Level MC

The store happens before the load only if the orderings are transitive

```
str r1,[r2] (c=1)
fence(any→store)
  (mutex release)
```

Need a *cumulative*fence which has
"load \rightarrow any"
semantics

fence(load→any)

ldr r1,[r2] (r1=1)

On ARM, fences must be "cumulative" to enforce transitivity



ArMOR: Memory Ordering Specification Tables (MOSTs)

Requirements
of *Acquire*Semantics:
fence(load → any)

A	Ld	St
Ld	<	/
Cml.	/	✓
St		_

Option 1: dmb ishld

A	Ld	St
Ld	✓	>
Cml.		٠.
St		

Option 2: dmb ish

A	Ld	St
Ld	>	✓
Cml.	>	✓
St	✓ _S	✓ _S

Key ArMOR insight: encode this kind of information directly into the specification tables



ArMOR: Memory Ordering

Hardware vendors are still responsible for providing correct and precise specifications!

fence(load → any)

AB	Ld	St
Ld	/	✓
Cml.	✓	✓
St		_

Ld	>		LO	/	✓
Cml.	?	?	Cml.	/	✓
St		_	St	Vs	✓ _S

Key ArMOR insight: encode this kind of information directly into the specification tables



ArMOR: Memory Ordering Specification Tables (MOSTs)

Requirements
of *Acquire*Semantics:
fence(load → any)

A B	Ld	St
Ld	>	✓
Cml.	/	✓
St		

option 1:								
AB								
Ld V								
Cml.		?						
St		_						

MOSTs
make it
clear why
option 1
may be
insufficient


Key ArMOR insight: encode this kind of information directly into the specification tables



Defining MCMs as Sets of MOSTs

- Each MCM is defined by its MOSTS:
 - PPO (default orderings)
 - Fences
 - Dependencies
- MOSTs enable automated, algorithmic analysis/comparison,

even across MCMs



Power Memory Model



What are MOSTs Good For?

- To compile/map/JIT/translate/etc. from one MCM to another, need to be able to:
 - Compare MOSTs (<, \leq ,=, \neq , \geq ,>)
 - Do MOST Arithmetic (+, -)
- ArMOR makes these analyses algorithmic!

A B	Ld. Same Addr.	Ld. Diff. Addr.	St.
Load	>	>	>
Store	/	/	✓ _s

zSeries

В	Ld. Same Addr.	Ld. Diff. Addr.	St.
Load	>	>	<
Store	/	_	✓ s

"SC – zSeries"

В	Ld. Same Addr.	Ld. Diff. Addr.	St.
Load	1	1	1
Store	1	>	1



Case Study: Dynamic MCM Translation



- Benefits: Performance/Energy/etc. [Venkat, ISCA'14]
- Challenges: differences in opcodes, memory layouts, calling conventions, etc. [DeVuyst, ASPLOS '12]
- Most existing emulators/translators ignore
 MCMs and hence simply can't do this today!



Case Study: Dynamic MCM Translation

Seq. Cst. Code

Shim

TSO Code

Store $[x] \leftarrow 1$

Store $[x] \leftarrow 1$

(fence?)

Load $[y] \rightarrow r1$

Load $[y] \rightarrow r1$

(fence?)

Load $[z] \rightarrow r2$


Load $[z] \rightarrow r2$

Resulting code should behave as if it were sequentially consistent



Case Study: Dynamic MCM Translation


ArMOR shim FSMs are automatically generated for any pairing of MCMs





ArMOR Breadth of Applicability

Translating from SC to TSO is just one example...





ArMOR Breadth of Applicability

ArMOR makes all of these scenarios possible!

	TSO	PLO	PSO	LSO	RMO	RMO16	POWERA	POWER	ARM
SC	St. 1700 The state of the stat							The state of the s	# 1 T T T
TSO	-	To the state of th							
PLO	-	-	1010 1010	10.150 10.150					
PSO	-	To the state of th	-	TO 1.10					10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -
LSO	-	-	-	-	TO - NO.				
RMO	-	-	-	-	-	200 - 1000.	AND APOSITION OF THE PROPERTY	200 - 7000 20 - 1000 20 - 1000	100 - 100 100 - 100
POWERA	-	-	-	-	Trans. ass	THE STATE OF THE S		Manage Manage	TOTAL - NO.
POWER	-	-	-	-	-	-	-	-	
ARM	-	-	-	-	-	-	-	distances	-



ArMOR Breadth of Applicability


ArMOR makes all of these scenarios possible!

	TSO	PLO	PSO	LSO	RMO	RMO16	POWERA	POWER	ARM
SC	Target and the second s				TI III	1 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -		T stell house	
TSO	-	10 - 50 - 10 - 10 - 10 - 10 - 10 - 10 -	00 - 100 100 - 100 100						PI III
PLO	-	-		10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					W. W
PSO	-	10 10 10 10 10 10 10 10 10 10 10 10 10 1	-	10 - 13 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					N. SEC.
LSO	-	-	-	-	100 - 100 and at a fine and a fine a fine and a fine a				THE STATE OF THE S
RMO	-	-	-	-	-		AND POSSEAL		MIT 1.400
POWERA	-	-	-		Table - All	THE PARTY OF THE P		ORGANISM CONTRACTOR OF THE PROPERTY OF THE PRO	PRINCE - SE
POWER	-	-	-	-	-	-	-	-	TOTAL LIST
ARM	-	-	-	-	-	-	-	AND A TOTAL OF THE STATE OF THE	-



Software Shim Performance Analysis

- Implemented using Intel Pin
- Three shim designs:
 - Naïve/Stateless
 - Stateful
 - Stateful + ISA assist:
 - ignore thread-private and DRF accesses
- PARSEC benchmarks






Hardware Shim Performance Analysis

- Small FSMs placed into issue queue of gem5 simulator out-of-order pipeline
- Takeaway: low area/performance overhead, easily adapts to any SW/HW combination!

Sequentially Consistent Software, varying Hardware





Conclusion

- MCMs are not a solved problem, but ArMOR is a major step towards improving the situation
- ArMOR's MOST framework enables systematic and algorithmic MCM analysis
- ArMOR adds precision to existing use cases (e.g., compiler analysis) and enables forwardlooking use cases (e.g., inter-MCM translation)
- Easily adapts to any HW/SW combination or any use case, even those which don't yet exist!





Source code and 54 page gallery of MOSTs and shims: www.princeton.edu/ ~dlustig



ArMOR: Defending **Against Memory Consistency Model** Mismatches in Heterogeneous **Architectures**

Daniel Lustig, Caroline Trippel, Michael Pellauer, and Margaret Martonosi